Introduction
Fermi level pinning at the semiconductor-gate oxide interface is a major challenge for III-V based MOSFETs 1 calling for effective surface passivation. The role of a Si layer in passivation of the surface states at the GaAs interface has been intensively studied 2, 3 . We have recently demonstrated effectiveness of a Si interface layer for in situ passivation of MBE grown GaAs surface enabling good electrical characteristics of MOS capacitors with HfO 2 gate dielectric 4 . In this work, we demonstrate performance of enhancement mode N-MOS transistors fabricated on MBE grown GaAs with an in-situ Si passivation layer, ex-situ deposited HfO 2 gate dielectric and TaN metal gate.
Experimental
The samples for n-MOSFETs were grown by molecular Beam Epitaxy (MBE) in an EPI GEN II system on a semi-insulating GaAs substrate. A 70-nm thick undoped GaAs channel was separated from the wafer bulk by a 100 nm thick Al 0.3 Ga 0.7 As barrier and a thin p-type Al 0.3 Ga 0.7 As layer doped with carbon to 2×10 17 cm -3 to compensate possible background doping of the GaAs channel. This modulation doping resulted in a sheet holes concentration of 7×10 11 cm -2 . Simulated band diagram of the MOSFET at a positive gate bias is shown in Fig. 1 .
A capping layer of 1.5 nm thick amorphous Silicon was deposited in-situ to passivate the GaAs surface immediately after the growth. Deposition was performed onto a cold (~60 0 C) substrate using Si effusion cell. The gate stack, consisting of 10 nm HfO 2 and ~0.2 µm TaN was ex-situ deposited using Physical Vapor Deposition method 5 within two days after MBE growth. Transistors with a ringshape geometry were processed using self-aligned Si ion implantation into the source and drain regions and the open GaAs gap areas to a dose of 10 14 cm -2 . Implanted spices were activated by rapid thermal annealing at 700 0 C for 10 sec. Although this post-implantation anneal was expected to activate only a few percent 6 of implanted impurities and thus result in significant series resistance, the low annealing temperature was chosen not to compromise the properties of the gate stack. The Au-Ge based Ohmic contacts were deposited onto the source and drain regions using a separate mask with 20 µm gaps between contacts and the gate. To minimize the effect of S/D contact resistance we measured large ring-shape transistors with L/W ~ 0.14.
Results and discussion
A TEM cross-section of the gate stack is presented in The maximum channel sheet carrier concentration is evaluated to be as high as 6×10 12 cm -2 cm -3 strongly indicating formation of an inversion channel. Indeed, the background electron concentration in an undoped GaAs channel can not be responsible for the channel conductance. To provide such sheet carrier concentration the GaAs layer must have contained up to 10 18 electron/cm 3 and a large negative V g would be needed to deplete the channel. This consideration strongly confirms an enhancement mode operation of an n-MOS transistor. The channel to gate C-V characteristics with oxide capacitance of 0.8 µF/cm 2 is shown in Fig. 5 . Effective electron mobility is calculated from measured electron concentration and drain current, and is shown if Fig. 6 . The maximum channel electron mobility is estimated as 300 cm 2 /V·s. To increase the channel mobility we need to improve the GaAs interface quality and reduce density of electron traps in high-k dielectric.
Summary
GaAs enhanced mode transistor with n-channel is demonstrated using HfO 2 high-k dielectric. In situ deposited Silicon surface passivation layer was used to prevent pinning of Fermi level at the surface of device. Threshold voltage of 0.06 V proves enhanced mode operation of FET. Maximum measured transconductance of 88 mS/mm is limited by series resistance of contacts and wide gaps between the contacts and gate of the device. 
